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ABSTRACT
The power and energy consumed by a chip has become the
primary design constraint for embedded systems, which has
led to a lot of work in hardware design techniques such as
clock gating and power gating. The software can also aect
the power usage of a chip, hence good software design can be
used to reduce the power further. In this paper we present
an instruction-level power model based on an ARM1176JZF-
S processor to predict the power of software applications.
Our model takes substantially less input data than existing
high accuracy models and does not need to consider each
instruction individually. We show that the power is related
to both the distribution of instruction types and the oper-
ations per clock cycle (OPC) of the program. Our model
does not need to consider the eect of two adjacent instruc-
tions, which saves a lot of calculation and measurements.
Pipeline stall eects are also considered by OPC instead of
cache miss, because there are a lot of other reasons that can
cause the pipeline to stall. The model shows good perfor-
mance with a maximum estimation error of -8.28% and an
average absolute estimation error is 4.88% over six bench-
marks. Finally, we prove that energy per operation (EPO)
decreases with increasing operations per clock cycle, and we
conrm the relationship empirically.
Categories and Subject Descriptors
B.7 [INTEGRATED CIRCUITS]: Design Aids; C.0 [Computer
Systems Organization]: GENERAL
Keywords
Power modeling, Energy modeling, Energy estimation
1. INTRODUCTION
Low power consumption is becoming more and more impor-
tant, because a lot of embedded systems use batteries as
energy sources. To make a low power processor, a number
of hardware techniques have been developed, such as clock
gating and power gating. Software also aects the power
consumption, but there is a gap between software and hard-
ware that makes it hard to predict which code consumes
the least power or energy. Instruction-level power analy-
sis is one method to suggest how to write a power-ecient
software applications [17].
This paper presents a new instruction-level power model to
estimate the power usage of a program on a single core pro-
cessor: ARM1176JZF-S. Instead of studying the instructions
individually, we consider the average power of a program.
We present a concise model with good performance { the
maximum error is less than 9% across six benchmarks.
The second contribution is to consider pipeline stalls in the
model by using operations per cycle (OPC) instead of cache
miss as the metric and this makes the model both concise
and accurate. Pipeline stalls have not always been well con-
sidered in previous models; some models consider too many
conditions under which the pipeline might stall. Such mod-
els are hard to generate and use. Models that do not con-
sider it suciently lose accuracy. We use OPC to analyze the
eect of the pipeline to be both concise and accurate. Fur-
thermore, we consider conditions under which increasing op-
erations per cycle (OPC) leads to decreased energy per oper-
ation (EPO), both theoretically and empirically. Therefore,
making the instruction pre-fetch unit and branch predictor
work more eciently can reduce the energy of a program.
This paper is organized as follows: The background is pre-
sented in section 2. In section 3, the key parameters of
the processor and the experimental method are introduced.
The power usage and analysis of the basic tests and the
instruction-level power model are shown in sections 4 and
5 respectively. The results from some standard benchmarks
are presented in section 6. Section 7 is divided into two
parts. The rst part is a comparison between our model
and some other work. In the second part, we analyze the
relationship between EPO and OPC and present some sug-
gestions for writing energy ecient software.
2. BACKGROUND
Instruction-level power and energy models have been studied
over many years but the original model is still the basis of amuch work. It expresses the average energy as [17]:
E =
X
i
(Bi  Ni) +
X
i;j
(Oi;j  Ni;j) +
X
k
Ek; (1)
where, E is the total energy consumed by the program and
Bi is the basic energy of instruction i. For example the in-
structions MOV and LOAD may consume dierent energies,
therefore, they have dierent basic costs. Ni is the number
of times of this instruction appears in the program. Oi;j is
the overhead energy consumed by a pair of instructions i;j.
For example, if ADD consumes 1 nJ and SUB consumes 2
nJ, the sum of ADD and SUB is 3nJ but if we run ADD
and SUB together, the energy consumed might be 3.5 nJ.
This 0.5 nJ dierence is called overhead energy. Ni;j is the
number of dierent pairs. Ek is any other additional en-
ergy, such as cache misses, pipeline stall penalties, etc. This
basic model has been used to study the ARM7TDMI [10],
and it has been extended to Leon3 [12] and PowerPC 603e
microprocessor [1].
When analyzing the instruction-level power consumption,
some research shows that the power may be aected by the
value of the operand [14, 12], and a new model which con-
siders the operand was created to address this: the data
dependency model. The following is an example of this kind
of model [14]:
poweraverage = Pdata + Pj + Pi;j
= K1  n1 +    + Kn  nn + K0 + Ci;j;
(2)
where Ki and ni are, respectively, the weights and the ele-
ments which can inuence the power consumption. For ex-
ample, K0 is the minimum cost for the particular instruction
and this is the same idea as the basic cost in the previous
model. Ci;j is the additional cost of changing instructions
from i to j, like the overhead energy above.
However, neither of the previous two models considers pipeline
stalls much. Moreover, it is not convenient to measure all of
the overheads caused by all possible instruction pairs. For
example a model based on DSP 56K needs 1176 measure-
ments in total [11] because there are 49 instructions in ISA.
Bazzaz et al created a new energy model based on these two
models [3]. The benet of this model is that it considers
the factors which make the pipeline stall and addresses the
problem of overhead energy. But there are 38 parameters in
this model which makes it dicult to use.
Functional-level power analysis address these problems. The
main idea is to split the processor into dierent parts and
generate power-sensitive parameters for each block. For ex-
ample, the IMU power may be aected by the rate of in-
struction dispatching and the CPU stall rate [9]. The total
power consumption is the sum of the blocks. The benet of
this model is that it shows how software aects the power
in detail and software engineers can use this to write low
power/energy software. However, there are many variables
to consider and the functional level-model is hard to create
because it requires detailed understanding of the architec-
ture of the processor.
To evaluate power and energy consumption of programs,
some simulators have been developed such as SimplePower[18]
and Wattch[4]. However, these tools have some disadvan-
tages, one of which is that the simulator only supports lim-
ited RTL level processor models, and it is dicult to add
commercial modern processor models because of the com-
mercial secrets. For example, SimplePower simulates an
in-order 5-stage pipeline, and some advanced technologies
are not used, such as branch prediction and instruction pre-
fetch. On the other hand, low power technologies are not
used in these simulators such as clock-gating and dynamic
voltage and frequency scaling (DVFS). Therefore, the power
simulator cannot fully replace the real measurement.
Sometimes, we are more concerned about the energy usage
of a program than the power. However, an energy model is
hard to create because there are a lot of factors that aect
the energy of a program. For example, the types of instruc-
tion, the Hamming distance of two adjacent instructions and
pipeline stalls can all aect the energy. To use an energy
model, the target program must also be analyzed, which is
usually achieved by simulation to get the input parameters
of the model, such as the cache miss rate and distribution of
each type of instruction in the target program. An average
power model can be generated much more easily than an
energy model and the parameters of the power model are
also easier to obtain.
Instead of establishing the energy model directly, it is easier
to formulate the energy of a program in two steps: 1) cre-
ate the power model, and 2) measure the runtime. The run
time of the program can be measured easily using program
counter, for example, and simulated by instruction set sim-
ulators, such as gem5 [5]. Therefore, the power model can
also be extended to model the energy.
Recently, a new instruction-level energy model was created
by Shao and Brooks. They used the energy per instruction,
EPI, as the parameter, [15]. They use runtime instruction
counts and EPI to compute the energy of the program.
This paper presents a new instruction-level model based on
the ARM11 which is convenient to create and use and takes
pipeline stall factors into account.
3. EXPERIMENTAL SETUP
A Mini6410 development board was chosen because it uses
the ARM1176JZF-S as the CPU [13], as part of a Samsung
S3c6410A processor. Moreover, it supports DVFS and also
has interfaces for low power memory. Table 1 shows the key
parameters of the CPU [2].
Figure 1 shows the power supply and the test platform. To
make the necessary power measurements, a 0.51
 series re-
sistor was included between the power supply and the CPU.
A digitizing oscilloscope with a sample rate of 2GHz was
used to measure the instantaneous power as tests were car-
ried out. The instantaneous power, average power and the
energy are calculated by the following three equations:
P(t) = I(t)V (t)
=
V1(t)   V2(t)
R
 V2(t)
=
V1(t)   V2(t)
0:51
 V2(t)
(3)Table 1: Samsung S3c6410A features
Technology 65nm
Vdd 1.1V
Frequency 533MHz
Prefetch Unit uses both static and dynamic
branch prediction
Branch target ad-
dress cache
128-entry
L1 cache write-through cache with 16KB,
4-way, 2 words per cycle for all re-
questing sources,
L1Dcache write-through cache witch 16KB,
4-way, 2 words per cycle for all re-
questing sources
Figure 1: Power supply schematic diagram.
Paverage =
Z T
0
P(t)dt=T
=
Z T
0
V1(t)   V2(t)
0:51
 V2(t)dt=T
(4)
E = Paverage  T (5)
where, V1(t) and V2(t) are the instantaneous voltages at test
points 1 and 2 in Figure 1. Linux is used as the operating
system. The run time of the experiments and benchmark
applications can be extracted directly.
4. BASICPOWERCONSUMPTIONOFDIF-
FERENT INSTRUCTIONS
As described above, the most signicant component of a
model is the basic instruction power consumption. There-
fore, we wrote dierent tests for dierent target instructions.
The main body of each test is a loop with a number of in-
stances of the same opcode in each loop. In order to avoid
cache misses, we chose 8KB (2000 instructions) as the loop
size. All of these tests can be fully cached, because both the
L1 data and instruction caches are 16KB.
Figure 2 shows the power consumption of arithmetic logic
functions in dierent addressing modes: multiply, load and
store. In order to distinguish between addressing modes, we
have put\i"or\r"at the end of the test name, for immediate
or register respectively. The following conclusions can be
drawn:
Figure 2: The basic power consumption of ARM11.
 For dierent arithmetic logic instructions, the processor
power consumption is similar. The opcode does not aect
the power much because all of the arithmetic logic instruc-
tions use the same pipeline stage. (See also [16].) The
instruction \MOV(i)" consumes the least power, 0.1947W
and \SUB(i)" consumes the most power, 0.2052W. Thus,
the maximum dierence is 5.45%. Furthermore, the stan-
dard deviation (=0.00304) divided by the average power
(PAL=0.1990) is 1.53%, so the basic power of dierent arith-
metic logic instructions is very similar.
 The addressing mode does not aect the power very much.
For example, the minimum dierence, between EOR(i) and
EOR(r), is -0.03% and the maximum dierence is 5.02%,
from \SUB(i)" and \SUB(r)".
 Load consumes the most power. There are not any in-
struction or data cache misses in the load test because all
the target operand addresses are the same. Therefore, the
load test runs faster and consumes more power than arith-
metic logic functions.
 Store consumes the least power because the instructions
per clock cycle (IPC) of store is 0.04. Furthermore, the fact
that it takes 25 cycles to nish one store instruction means
pipeline stalls happen often. Writing data back to the main
memory takes a relatively long time and the cache write
buer has to ensure the coherence of the data cache and the
main memory. Consequently, although the processor tries to
keep writing data to memory, the pipeline may stall and has
to wait until the buer is empty before writing new data.
Moreover, the cache write buer is only 1-2 words in ARM11
and is easy to ll. Hence, the processor spends most of the
time waiting for the cache write buer and so the power of
a store instruction is the lowest.
From this analysis, in order to simplify the model, we assume
all arithmetic and logic instructions consume the same basic
power in all addressing modes.
On the other hand, cache misses can aect the power and
speed of a processor. In order to study how cache misses
aect the power consumption, we increased the loop body
size in dierent tests and measured how the power changes
with the cache miss rate. Figure 3 shows those results, where
both the L1 data and instruction caches are 16KB.
As Figure 3 shows, when the loop body is larger than 16KB,Figure 3: Power consumption versus cache miss
rate.
the instruction cache is not suciently large to contain it
which causes an increase in the cache miss rate, and hence
arithmetic/logic and load instructions consume less power.
This is due to the processor having nothing to do while
then instruction fetch unit reads from the instruction mem-
ory. Therefore, the power consumption is lower, but the
energy per instruction is higher. As the cache miss rate in-
creases, the processor spends more and more time waiting
and pipeline stalls happen more often. The power consump-
tion keeps decreasing until 32K, because all of the old in-
structions have been moved out of the cache after one loop
in the program and each new instruction has to be fetched
from main memory. The lowest speed of the tests is de-
termined by the main memory speed. Thus, even though
the loop size increases to more than 32KB, the power does
not change. The power for an arithmetic/logic instruction
is about 0.170W and for load 0.177W.
The behavior of store is quite dierent. For a cache miss,
the power consumption becomes greater than for a cache
hit. The reason is that for a cache hit, because of the write
buer, the pipeline stalls often and the IPC is low (0.04).
However, for a cache miss, the IPC does not change very
much (0.028) and the processor has to fetch new instructions
from main memory. Hence, the communication rate with
main memory is higher and more data goes though the IO
ports. Consequently, a cache miss consumes more power
than a cache hit.
It is clear that cache misses can aect the power consump-
tion of a processor. Therefore, the power model has to con-
sider both the eects by instruction types and cache misses.
5. INSTRUCTION LEVEL POWER ANAL-
YSIS AND MODELING
In order to study how the instructions aect the power in
combination, a more realistic program environment was cre-
ated. Figure 4 shows the components and IPC of each ba-
sic test. All of the programs are coded manually, allowing
to understand the distribution of the program detailed and
change it easily. We choose 25% as a step size and the per-
centage of the arithmetic logic instruction decreases from
test 1 to test 9. For example, all of the instructions in test 1
are arithmetic/logic but only 25% of instructions come from
arithmetic/logic in test 7, test 8 and test 9. In contrast, the
Figure 4: Instruction distribution and OPC of each
basic test
load and store instruction percentages increase. Finally, g-
ure 4 shows all of the possibilities. We ignore the 0% logic
case because it is unlikely that a program does not have any
logic instructions.
The second column shows the IPC for each test. There
are a lot of dierent reasons why the pipeline stalls, such
as data dependencies and cache misses. But in all cases,
the IPC becomes low and the processor spends more time
waiting. Thus, IPC can be used as a parameter to estimate
how smoothly a program runs and to reect the eect of
the cache miss rate and pipeline stall rate. There are some
complex instructions in ARM assembly which need more
than one cycle to nish. When these complex instructions
are fetched into the processor, they will be decoded into
more operations. For example, a complex instruction may
need three clock cycles to nish, therefore the IPC is equal
to 0.33, but the processor actually spends time working not
waiting. Therefore, we will use operation per clock cycle
(OPC) to describe the speed of an application instead of
IPC henceforth. For these tests, the number of instructions
roughly equals the number of operations: IPC equals OPC.
Figure 5: The power consumption of each basic test
Figure 5 shows the power consumption of each basic test.
Test3 and test6 consume the least power because the OPC
(IPC) is the lowest in these tests and the processor spends
more time waiting. Test 9 consumes the most power be-
cause the IPC is very high (more than 0.968). It means the
processor is extremely busy calculating and has few pipeline
stalls. For the tests with similar IPCs, if the test has more
logic instructions, it will consume less power, as in test 1
and test 2. Therefore, we use linear regression to generate amodel [6] to describe how these factors determine the power.
Paverage =0:1882   0:0601  Plogic + 0:0081  Pstore
+ 0:1251  OPC;
(6)
where the Paverage is the average power consumption of the
program, and Plogic, Pstore and OPC are the logic instruc-
tion percentage, store percentage and OPC of the program
respectively. We assume that all of the instructions come
from these three cases, thus after linear regression, the Pload
is replaced by the equation Plogic + Pstore + Pload = 100%.
Figure 6 shows the dierence error percentage between the
Figure 6: The estimation results for each basic test
model and the measured results. It is clear that all of the
tests are estimated accurately, with errors less than 10%.
6. VALIDATION
Six standard benchmarks: Bitcount, Fibonacci, Tak, FIR
lter, Quicksort and Tower of Hanoi were used to test the
performance of the model. The components of each test are
shown in Figure 7. The distribution was generated by the
instruction simulator tool gem5 [5]. We do not need a cycle-
accurate mode and the basic mode can generate all of the
required information quickly. Moreover, the ARM perfor-
mance counter also can supply this information. Therefore,
the distribution is fast and easy to get.
Figure 7: The components of each standard bench-
mark test program
From Figure 7, the lowest OPC is for Tak (0.22), while for
Fibonacci it is more than 0.95. The components of the dif-
ferent tests are also very dierent. For example, the logic
percentage of Fir is less than 60% but it is more than 80%
in Bitcount.
Figure 8 shows the measured power (column 1), estimated
power from our model (column 2) and the dierence percent-
Figure 8: The power consumption of measurement
and estimation
age (curve). Tak consumes the least power, 0.1765W, be-
cause it has the lowest number of operations compared with
the others. Although Bitcount, Fir, Quicksort and Hanoi
have dierent OPC and opcode percentages, they consume
similar power. Moreover, the power estimation is very ac-
curate and the estimation errors are less than 9% with an
average absolute error of 4.88%.
7. ENERGY MODEL
As discussed above, our model is easy to extend for studying
energy. The runtime of the program is measured from the
OS, thus the error in estimating the energy consumption of
a program is the same as the power estimation error.
7.1 Comparison with Previous Work
Table 2: Comparison with previous work
Our method [10] [12] [1] [8]
Fibonacci 4.47% | 15.58% | |
Fir 8.288% -4.05% | 11.52% |
Quicksort -7.51% | 11.41% | 8.98
Table 2 compares previous work and our method. For the
Fir test, the method reported in [10] gives a better estimate
because it considers the overhead energy. But for Fibonacci
and Quicksort, our model gives a better prediction.
Compared with the other models, one benet of ours is its
simplicity because the overhead power of adjacent instruc-
tions is not considered. If a model considers the overhead
energy, the measurement times will be proportional to the
square of the number of the instructions in the instruction
set architecture (ISA). There are 51 instructions in ARM as-
sembly language, it would need at least 1300 measurements
to cover every potential pair.
Another benet of our model is that it is easy to create. In
order to generate the power model, we use just nine train-
ing tests to achieve minimum and maximum errors of -0.56%
and 9.15% respectively. However, the energy model for the
MeP processor requires sophisticated training tests and con-
siders the standard deviations of every parameter values [6].
The minimum and maximum error of that model are 2%
and 16%. Another energy model for the ARM7TDMI uses
60 specialized tests to estimate the coecients of each en-
ergy sensitive factor. On top of this, there are 35 parametersfor the model including: the ARM7 instruction set, register
bank bit ip, instruction word Hamming distance etc. [3].
We also consider the eect of cache misses and pipeline stalls
to some extent. Furthermore, cache misses and data depen-
dency can make the pipeline stall, hence will aect the power
and energy consumption of a program. We take OPC into
account in terms of these factors and this approach gives an
eective method for analyzing them. However, these factors
are not considered very much in [10, 12].
7.2 Discussion: Low Energy Software
Power has a close relationship with energy, thus the power
model can be extended to study the energy usage of a pro-
gram. In this subsection, we will consider how the power
model might be applied to writing low energy software.
Energy per instruction (EPI) or Energy per operation (EPO)
describes the energy eciency of a microprocessor [7]. In-
stead of IPC, we use EPO to estimate the energy eciency
as follows:
EPO =
Energy
N
=
P  T
N
=
P
N=T
=
P
N=(Cycles  (1=F))
=
P
OPC  F
(7)
where, N, P and F are the total number of operations in the
program, the average power and the frequency of the proces-
sor, which is 533MHz in this case, respectively. Combining
equations (6) and (7), we get:
EPO =
P
OPC  F
=
0:1882   0:0601  Plogic + 0:0081  Pstore+
OPC  F
0:1251  OPC
OPC  F
=
C1
OPC  F
+
0:1251
F
(8)
where C1is 0:1882   0:0601  Plogic + 0:0081  Pstore. It is
clear that the EPO is inversely proportional to OPC. There-
fore, the bigger the OPC is, the less energy is consumed by
each operation, if the programs have similar instruction dis-
tribution.
Figure 9 shows the energy per operation and OPC of each
test, demonstrating the conclusion proposed by equation (8).
Furthermore, if pipeline stalls can be reduced, by reducing,
for example, the cache miss rate, the energy usage will be
better. Consequently, it is important to make the pre-fetch
unit and branch predictor run more eciently to reduce the
pipeline stalls. The following ideas may help to write energy
ecient code:
 Try to use arrays and simpler loops as much as possible.
Lists, and trees may have complex structure which can con-
fuse the pre-fetcher.
 Avoid long jumps. Pre-fetchers detect jumps only in a
certain range because detecting longer jumps require more
Figure 9: The energy per operation VS operation
per clock cycle
hardware storage.
 Make loop and jump more easily predictable by the branch
predictor.
 Try to re-use memory locations because these data has a
high chance of being in he data cache.
However, the pre-fetch is not always helpful because if the
pre-fetch unit chooses a wrong address it will have two prob-
lems: (1) it wastes the memory bandwidth in fetching use-
less data, (2) if new data is fetched into the cache, some
useful data may evicted because of the limitation of cache
size. Thus, the actions of the pre-fetch and branch predictor
should be considered more in software design.
8. CONCLUSIONS
This paper presents an instruction-level power model for a
single core, RISC processor ARM1176JZF-S. Firstly, we do
not distinguish the dierent types of arithmetic and logic in-
structions because the power consumption of them is nearly
the same. Furthermore, the instructions are divided into
three clusters based on their power and behaviors: arith-
metic/logic, load, and store. Secondly, the speed of a pro-
gram can aect the power. Even though two dierent pro-
grams have the same type and number of instructions, the
power and energy will be dierent if they have dierent
OPCs. Thus, we take the OPC into consideration and it
reects the factors which can make the pipeline stall, such
as cache miss and data dependency. Finally, we present a
model that takes both the components and the OPC of a
program into account. This model is very concise because
it does not consider the eect of two adjacent instructions.
The maximum error is -8.28% and the average absolute er-
ror of all tests is 4.88%. Compared with previous models
that consider the eect of adjacent instructions, our model
requires far less input data while retaining a high degree of
accuracy. Finally, we show that energy per operation (EPO)
is inversely proportional to operation per clock cycle (OPC).
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